

531 Rec'd PCT 29 OCT 2001

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Serial No. : N/A

Art Unit : Unknown

Filed : HERewith

Examiner : Unknown

Title : COMB FILTER SYSTEM FOR DECIMATING A SEQUENCE OF DIGITAL
INPUT VALUES TO A SEQUENCE OF DIGITAL OUTPUT VALUES BY A
NON-INTEGGER FACTOR

Commissioner for Patents
Washington, D.C. 20231

PRELIMINARY AMENDMENT

Prior to examination, amend the application as follows:

In the claims:

Cancel ~~claims 1-7.~~

Add ~~claims 8-26:~~

-- 8. An arrangement for decimating an input value, the arrangement comprising:
an integrator that outputs the input value to a signal path, the signal path
including;

a delay stage configured to adjust the input value using a delay factor;

A1
a decimator configured to convert the input value into a decimated output
value using a non-integral factor;

a differentiator configured to generate an intermediate output value from
the input value; and

an interpolation arrangement configured to receive the intermediate output
value and generates a decimated sequence of the output value.

CERTIFICATE OF MAILING BY EXPRESS MAIL

Express Mail Label No. EL 485514398 US

I hereby certify under 37 CFR §1.10 that this correspondence is being
deposited with the United States Postal Service as Express Mail Post
Office to Addressee with sufficient postage on the date indicated below
and is addressed to the Commissioner for Patents, Washington,
D.C. 20231.

Date of Deposit

Signature

10-29-01
Leroy Jenkins
Typed or Printed Name of Person Signing Certificate